Google	Advanced Search	Advanced Search Tips About Google
Find results	with all of the words	first second prefetch "proces 100 results
	with the exact phrase	Google Search
	with at least one of the words	marking phase
	without the words	
Language	Return pages written in	any language
File Form	at Only return results of the	file format Adobe Acrobat PDF (.pdf)
Date	Return web pages updated in	n the anytime
Numeric Range	Return web pages containing	g numbers between and
Occurren	ces Return results where my ter	rms occur anywhere in the page
Domain	only return results from the si	te or domain e.g. google.com, .org More info
Usage Rights	Refurn results that are	filtered by license re info
SafeSearc	ch • No filtering c Filter using	<u>SafeSearch</u>
Page-Sp	ecific Search	
Similar	Find pages similar to the pag	e.g. www.google.com/help.html
Links	Find pages that link to the page	

Topic-Specific Searches

Google Book Search - Search the full text of books
New! Google Code Search - Search public source code
Google Scholar - Search scholarly papers
Google News archive search - Search historical news

<u>Apple Macintosh</u> - Search for all things Mac <u>BSD Unix</u> - Search web pages about the BSD operating system <u>Linux</u> - Search all penguin-friendly pages <u>Microsoft</u> - Search Microsoft-related pages

<u>U.S. Government</u> - Search all U.S. federal, state and local government sites Universities - Search a specific school's website

©2007 Google

Sign in

Google

Web Images Video News Maps more »

first second prefetch "processor characteristic Search Preferences

Web Results 1 - 35 of about 45 for first second prefetch "processor characteristics" marking OR phase filetype

[PDF] Performance Implications of Architectural and Software Techniques ...

File Format: PDF/Adobe Acrobat

In the write **phase**, each node writes a private file. of the integrals it evaluated during **first** construction of the Fock. matrix. The read **phase**, on the ...

ieeexplore.ieee.org/iel4/5738/15341/00708522.pdf?arnumber=708522 - Similar pages

[PDF] Clustered Loop Buffer Organization for Low Energy VLIW Embedded ...

File Format: PDF/Adobe Acrobat

First,. smaller and distributed memories can be employed. **Second**, at the architectural ... the Addition of a Small Fully-Associative Cache and **Prefetch** ... ieeexplore.ieee.org/iel5/12/30760/01461356.pdf?arnumber=1461356 - Similar pages

[PDF] Machine Abstractions and Locality Issues in Studying Parallel Systems

File Format: PDF/Adobe Acrobat - View as HTML

The **first** concerns the use of machine abstractions for performance. studies of parallel systems. The **second** deals with quantifying the impact of locality on ... www.smartech.gatech.edu/bitstream/1853/6786/1/GIT-CC-93-63.pdf - Similar pages

[PDF] An Approach to Scalability Study of Shared Memory Parallel Systems

File Format: PDF/Adobe Acrobat - View as HTML

The **first** one is intrinsicto the algorithm and arises due to factors, such as the work-imbalance and the serial fraction. The **second** one is due to the ... smartech.gatech.edu/bitstream/1853/6785/1/GIT-CC-93-62.pdf - <u>Similar pages</u>

[PDF] Future Directions of (Programmable and Reconfigurable) Embedded ...

File Format: PDF/Adobe Acrobat - View as HTML

First, the design flexibility is hugely increased, because it allows easy de-. sign space exploration in both software and hardware. **Second**, it allows rapid ... ce.et.tudelft.nl/publicationfiles/618 14 samos2002.pdf - Similar pages

[PDF] Future Directions of (Programmable and Reconfigurable) Embedded ...

File Format: PDF/Adobe Acrobat - View as HTML

First, the mentioned mapping requires con-. siderably less time than a chip roll-out and thereby shortening the devel-. opment time. **Second**, the embedded ... ce.et.tudelft.nl/publicationfiles/851_14_Future%20directions.pdf - <u>Similar pages</u>

[PDF] A Performance Study of Modern Web Server Applications

File Format: PDF/Adobe Acrobat

[8] G. Trent and M. Sake, "WebStone: The First Generation in HTTP Server Bench-.

marking", White Paper, Silicon Graphics, February 1995. ...

www.springerlink.com/index/9NTWXVGJK6K62BVK.pdf - Similar pages

[PDF] STEPS Towards Cache-Resident Transaction Processing

File Format: PDF/Adobe Acrobat - View as HTML

To maximize first-level instruction cache (L1-I cache) uti-. lization and minimize stalls, ... L1-D cache (see also table 1 for processor characteristics). ...

nms.csail.mit.edu/~stavros/pubs/steps.pdf - Similar pages

[PDF] Staged Database Systems

File Format: PDF/Adobe Acrobat

window of opportunity on sharing the build **phase** of the hash-join (**first** 20 secs). If the **second** query arrives later than that, it still can share the scan ...

nms.csail.mit.edu/~stavros/pubs/thesis.pdf - <u>Similar pages</u>

[PDF] UNIPROCESSOR PERFORMANCE ANALYSIS

File Format: PDF/Adobe Acrobat - View as HTML

within the i-index array that is the first nonzero of each row. For example, the. second

term in i-pointer points to value "1" (remember zero indexing) in j ...

www.ece.nmsu.edu/~jecook/thesis/Chip_thesis.pdf - Similar pages

[PDF] Computer Systems Concepts and Processor Architecture

File Format: PDF/Adobe Acrobat - View as HTML

heavily dependent upon system rather than processor characteristics (such as ...

the first field is one byte and represents the opcode and the second field ...

www.student.seas.gwu.edu/~kallitec/ece201/TextbookFigures/000-Chapter1.pdf -

Similar pages

[PDF] ACKNOWLEDGEMENTS

File Format: PDF/Adobe Acrobat - View as HTML

reversal/fission/fusion/tiling, array scalarization, prefetch and inter ... where param1

and param2 are the first and second parameters respectively and ...

www.cepba.upc.edu/mercurium/files/jbalart_pfc.pdf - Similar pages

[PDF] Architectural Trade-offs in a Latency Tolerant Gallium Arsenide ...

File Format: PDF/Adobe Acrobat - View as HTML

The test vehicle for the first phase was a reduced-function CPU. chip. The second

phase was concerned with high-speed circuit design and cache control. ...

www.eecs.umich.edu/~tnm/theses/mikeu.pdf - Similar pages

[PDF] Hardware Architectures to Support Low Power Natural I/O Applications

File Format: PDF/Adobe Acrobat

The first phase can be summarized as a sophisticated A/D conversion process. ...

implementations: a separate prefetch thread run on a standard hardware ...

www.eecs.umich.edu/~taustin/papers/Krishna-thesis.pdf - Similar pages

IPDF1 Netra ft 1800 Hardware Reference Manual

File Format: PDF/Adobe Acrobat - View as HTML

A second hardware. failure, if it occurs before the first failure is ... performance is

supported by a decoupled prefetch and dispatch unit with instruction ...

www.sun.com/products-n-solutions/hardware/docs/pdf/805-4531-11.pdf -

Similar pages

[PDF] Sun Ultra 2 Series Service Manual

File Format: PDF/Adobe Acrobat

0x2000_0000 to 0x23ff_ffff (second dbl wd). 2. 4. U0403/U0503. 0. 0x4000_0000 to

0x43ff_ffff (first dbl wd). TABLE 4-5. Power Supply Connector J3206 Pin ...

www.sun.com/products-n-solutions/hardware/docs/pdf/802-2561-11.pdf -

Similar pages

[PDF] Emulation of a Virtual Shared Memory Architecture

File Format: PDF/Adobe Acrobat

In the first phase, a wire is. divided into segments and decomposed into

permutations. In the second phase a low-cost, route is found for each permutation. ...

www.cs.bris.ac.uk/Publications/Papers/1000020.pdf - Similar pages

[PDF] Computer Architecture Support for Database Applications

File Format: PDF/Adobe Acrobat

The second phase, which begins at about 700 seconds, coincides with ... such as

memory system behavior, processor characteristics, and ...

www.hpl.hp.com/personal/Kimberly_Keeton/BerkeleyPapers/kkeeton-thesis.pdf -

Similar pages

[PDF] PROGRAMMING FUTURE ARCHITECTURES DUSTY DECKS, MEMORY WALLS, AND ...

File Format: PDF/Adobe Acrobat - View as HTML

options to take advantage of different processor characteristics. ... determines if the

match is in the **first** half (requests 1-8) or **second** half (9-16) of ... etd.nd.edu/ETD-db/theses/available/ etd-05102006-124649/unrestricted/RodriguesA052006.pdf - Similar pages

[PDF] Sun Ultra™ 30 Service Manual

File Format: PDF/Adobe Acrobat

The **first** bus is a one-slot, 3.3-Vdc, 64-bit or. 32-bit, 66-MHz or 32-MHz bus. The **second** bus is a three-slot, 5.0-Vdc, 64-bit or. 32-bit, 33-MHz bus. ... docs.sun.com/source/802-7719-12/802-7719-12.pdf - <u>Similar pages</u>

[PDF] Sun Ultra 60 Service Manual

File Format: PDF/Adobe Acrobat

0> <00>Test 3: **prefetch** miss does not check alignment ... UltraSPARC II **processor characteristics** and associated features include: ... docs.sun.com/source/805-1709-12/805-1709-12.pdf - Similar pages

[PDF] Acknowledgements

File Format: PDF/Adobe Acrobat

a relatively simple two-stage pipeline architecture where a **prefetch** queue ... tabu moves, the measures taken during the **first phase** are also allowed during ... www.ida.liu.se/~jakax/Publications/thesis.pdf - <u>Similar pages</u>

[PDF] PubTeX output 1999.12.14:1011

File Format: PDF/Adobe Acrobat

The UltraSPARC II processor module provides a **second**-level cache of up to 4. Mbytes. UltraSPARC II **processor characteristics** and associated features include ... www.compsci.wm.edu/SciClone/documentation/hardware/Sun/420R/420RServiceManual.pdf - <u>Similar pages</u>

[PDF] Binary Redundancy Elimination

File Format: PDF/Adobe Acrobat

second *p), the key idea is to reuse the **first** loaded value rather than load the same ... Table 3.1: Compaq/Alpha EV6 21264 **processor characteristics**. ... www.tdx.cesca.es/TESIS_UPC/AVAILABLE/TDX-0627105-133749//01Mfg01de01.pdf - Similar pages

[PDF] EFFICIENT POLYMORPHIC CALLS

File Format: PDF/Adobe Acrobat

on call resolution overhead of **processor characteristics** like instruction ... **first** variant we used both branch address and target, and in the **second** we ... www.cs.mcgill.ca/~karel/efficient.polymorphic.calls.pdf - <u>Similar pages</u>

[PDF] Software and Hardware Techniques for Efficient Polymorphic Calls

File Format: PDF/Adobe Acrobat

tion overhead of **processor characteristics** like instruction issue, ... in the **second**-stage predictor, the **first**-stage predictor functions as a filter. ... www.cs.ucsb.edu/~urs/oocsb/papers/TRCS99-24.pdf - <u>Similar pages</u>

IPDF1 THE DESIGN AND EVALUATION OF WEB PREFETCHING AND CACHING TECHNIQUES

File Format: PDF/Adobe Acrobat

minimum differences in confidence between **first** and **second** most likely ... Typically a prefetching system has time to **prefetch** more than one page, and so we ... www.webir.org/resources/phd/Davison_2002_thesis.pdf - <u>Similar pages</u>

[PDF] Sun™ Ultra™ 80 Service Manual

File Format: PDF/Adobe Acrobat

There are two PCI buses. The **first** bus is a one-slot, 3.3-VDC, 64-bit or. 32-bit, 66-MHz or 33-MHz bus. The **second** bus is a three-slot, 5.0-VDC, 64-bit or ... docs-pdf.sun.com/805-6618-11/805-6618-11.pdf - <u>Similar pages</u>

[PDF] Embedding Data and Task Parallelism in Image Processing Applications

File Format: PDF/Adobe Acrobat

the caches, and to prefetch data before it is actually used. • 12 new instructions that

extend ... In the second phase, the pixels are popped and processed. ... www.ph.tn.tudelft.nl/Publications/PHDTheses/CSoviany/thesis_cris.pdf -

Similar pages

IPDF) Understanding, Modeling, and Improving Main-Memory Database ...

File Format: PDF/Adobe Acrobat

The pure CPU cost of the second phase consists of two components. The first. represents the actual hash lookup, and is in our case linear in the cardinality ...

ece.ut.ac.ir/dbrg/seminars/Raja-Razavi-Siadati/

Understanding,%20Modeling,%20and%20Improving.pdf - Similar pages

[PDF] The New C Standard

File Format: PDF/Adobe Acrobat

need to handle new processor characteristics has created an active code optimization research ... The first phase (called the front-end by compiler writers ... homepage.ntlworld.com/dmjones/cbook1_0a.pdf - Similar pages

[PDF] Evaluating and Programming the 29K RISC Family Third Edition - DRAFT

File Format: PDF/Adobe Acrobat

This second edition contains all the material from the first. In ... A number of processor characteristics have been proposed in the press as indica- ... www.amd.com/epd/29k/29kprog/29kprog.pdf - Similar pages

[PDF] IBM E server pSeries Sizing and Capacity Planning

File Format: PDF/Adobe Acrobat

This phase is similar in many ways to the original sizing. The important ... In this case, the second system can, take over if the first one fails. ...

www.redbooks.ibm.com/redbooks/pdfs/sg247071.pdf - Similar pages

[PDF] SG244832

File Format: PDF/Adobe Acrobat

Processor Characteristics. Number of processor. 1 or 2. Dedicated ... Disabled. First Startup Device. Diskette Drive 0. Second Startup Device. Hard Disk 0 ...

www.redbooks.ibm.com/redbooks/pdfs/sg244832.pdf - Similar pages

IPDFI CP6012 User Guide, Rev. 1.0

File Format: PDF/Adobe Acrobat

Advanced Branch Prediction and Data Prefetch Logic ... As individual processor characteristics vary as well as the system environment of the CP6012, ... us.kontron.com/downloads/manual/cp6012_manual.pdf - Similar pages

In order to show you the most relevant results, we have omitted some entries very similar to the 35 already displayed.

If you like, you can repeat the search with the omitted results included.

Download Google Pack: free essential software for your PC

first second prefetch "processor cha Search

Search within results | Language Tools | Search Tips | Dissatisfied? Help us improve

Google Home - Advertising Programs - Business Solutions - About Google

©2007 Google

Sign in

Google

Web Images Video News Maps more »

first second prefetch "processor characteristic Search Preferences

Web Results 1 - 1 of about 2 for first second prefetch "processor characteristics" marking OR phase "if conditi Tip: Try removing quotes from your search to get more results.

[PDF] The New C Standard

File Format: PDF/Adobe Acrobat

need to handle new processor characteristics has created an active code

optimization research ... The first phase (called the front-end by compiler writers ...

homepage.ntlworld.com/dmjones/cbook1_0a.pdf - <u>Similar pages</u>

In order to show you the most relevant results, we have omitted some entries very similar to the 1 already displayed.

If you like, you can repeat the search with the omitted results included.

Download Google Pack: free essential software for your PC

first second prefetch "processor cha Search

Search within results | Language Tools | Search Tips | Dissatisfied? Help us improve

Google Home - Advertising Programs - Business Solutions - About Google

©2007 Google



Home | Login | Logout | Access Information | Alerts |
Sitemap | Help

Welcome United States Patent and Trademark Office

Search Session History

BROWSE SEARCH

IEEE XPLORE

SUPPORT

Edit an existing query or compose a new query in the Search Query Display.

Thu, 1 Feb 2007, 2:41:14 PM EST

Search Query Display

Run Search Reset

Display.	Rece	ent Search Queries	Results
Select a search number (#) to: • Add a query to	<u>#1</u>	((((loop and processor) <near 5=""> characteristics) and prefetch)<in>metadata)</in></near>	0
the Search Query Display	<u>#2</u>	loop and processor and prefetch <in>metadata</in>	51
Combine search queries using AND,	<u>#3</u>	((1st or first) and (2nd or second) <near 5=""> (mark or marking or phase)) and prefetch<in>metadata</in></near>	28
OR, or NOT Delete a	<u>#4</u>	prefetch if <phrase> conditions</phrase>	. 0
search • Run a search	<u>#5</u>	(prefetch <and> if <phrase> conditions<in>metadata)</in></phrase></and>	0
	<u>#6</u>	prefetch and first <phrase> marking <in>metadata</in></phrase>	0
	<u>#7</u>	prefetch and first <phrase> phase <in>metadata</in></phrase>	. 3
	<u>#8</u>	prefetch and second <phrase> phase <in>metadata</in></phrase>	5
	<u>#9</u>	prefetch and (processor or system or device) <phrase> (characteristics or details or specifications) <in>metadata</in></phrase>	3

Clear Session History

Help Contact Us Privacy &
Security IEEE.org
© Copyright 2006 IEEE – All
Rights Reserved

indexed by

Ma-mail A primary franch



Search Results

Home | Login | Logout | Access Information | Alerts | Sitemap | Help

IEEE XPLORE

GUIDE

Welcome United States Patent and **Trademark Office**

BROWSE SEARCH

SUPPORT

Results for "loop and processor and prefetch<in>metadata"

Your search matched 51 of 1476571 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending

order.

» Search Options

View Session

Modify Search

History

loon and processor and prefetch<in>metadata

| Search (>)

New Search

Check to search only within this results set

E

П

Format:

view selected items

Display Citation C Citation & Abstract

» Key

IEEE IEEE Journal or JNL

Magazine

IEE IEE Journal JNL or Magazine

IEEE IEEE

CNF Conference Proceeding

IEE IEE Conference CNF

Proceeding

IEEE IEEE STD Standard

Select All Deselect All

View: 1-25 | 26-50 | 51-51

1. A self-repairing prefetcher in an event-driven dynamic optimization framework

Weifeng Zhang; Calder, B.; Tullsen, D.M.;

Code Generation and Optimization, 2006. CGO 2006. International Symposium on

26-29 March 2006 Page(s):12 pp.

Digital Object Identifier 10.1109/CGO.2006.4

AbstractPlus | Full Text: PDF(328 KB) | IEEE CNF

Rights and Permissions

2. Processor Aware Anticipatory Prefetching in Loops

Kalogeropulos, S.; Rajagopalan, M.; Vikram Rao; Yonghong Song; Tirumalai, P.;

High Performance Computer Architecture, 2004. HPCA-10. Proceedings. 10th

International Symposium on

14-18 Feb. 2004 Page(s):106 - 106

Digital Object Identifier 10.1109/HPCA.2004.10029

AbstractPlus | Full Text: PDF(232 KB) IEEE CNF

Rights and Permissions

T. 3. Hardware-based pointer data prefetcher

Shih-Chang Lai;

Computer Design, 2003. Proceedings. 21st International Conference on

13-15 Oct. 2003 Page(s):290 - 298

Digital Object Identifier 10.1109/ICCD.2003.1240909

AbstractPlus | Full Text: PDF(305 KB) | IEEE CNF

Rights and Permissions

г 4. Cooperative prefetching: compiler and hardware support for effective

instruction prefetching in modern processors

Chi-Keung Luk; Mowry, T.C.;

Microarchitecture, 1998. MICRO-31. Proceedings. 31st Annual ACM/IEEE

International Symposium on

30 Nov.-2 Dec. 1998 Page(s):182 - 193

Digital Object Identifier 10.1109/MICRO.1998.742780

AbstractPlus | Full Text: PDF(180 KB) IEEE CNF

Rights and Permissions

5. A combined DMA and application-specific prefetching approach for tackling

the memory latency bottleneck

Dasygenis, M.; Brockmeyer, E.; Durinck, B.; Catthoor, F.; Soudris, D.; Thanailakis, A.;

Very Large Scale Integration (VLSI) Systems, IEEE Transactions on

Volume 14, Issue 3, March 2006 Page(s):279 - 291

Digital Object Identifier 10.1109/TVLSI.2006.871759

AbstractPlus | Full Text: PDF(816 KB) | IEEE JNL

Rights and Permissions

6. Guided region prefetching: a cooperative hardware/software approach

Zhenlin Wang, Burger, D.; McKinley, K.S.; Reinhardt, S.K.; Weems, C.C.;

Computer Architecture, 2003. Proceedings. 30th Annual International Symposium on

9-11 June 2003 Page(s):388 - 398

Digital Object Identifier 10.1109/ISCA.2003.1207016

AbstractPlus | Full Text: PDF(319 KB) IEEE CNF

Rights and Permissions

7. AMULET1: an asynchronous ARM microprocessor

Woods, J.V.; Day, P.; Furber, S.B.; Garside, J.D.; Paver, N.C.; Temple, S.;

Computers, IEEE Transactions on

Volume 46, Issue 4, April 1997 Page(s):385 - 398

Digital Object Identifier 10.1109/12.588033

AbstractPlus | References | Full Text: PDF(696 KB) | IEEE JNL

Rights and Permissions

8. Cycle accurate memory modeling a case-study in validation

Over, A.; Strazdins, P.; Clarke, B.;

Modeling, Analysis, and Simulation of Computer and Telecommunication Systems,

2005. 13th IEEE International Symposium on

27-29 Sept. 2005 Page(s):85 - 94

Digital Object Identifier 10.1109/MASCOTS.2005.22

AbstractPlus | Full Text: PDF(168 KB) | IEEE CNF

Rights and Permissions

Instruction Prefetching of Systems Codes with Layout Optimized for Reduced Cache Misses

Torrellas, J.; Chun Xia;

Computer Architecture, 1996 23rd Annual International Symposium on

22-24 May 1996 Page(s):271 - 271

Digital Object Identifier 10.1109/ISCA.1996.10019

AbstractPlus | Full Text: PDF(1232 KB) | IEEE CNF

Rights and Permissions

10. Node prefetch prediction in dataflow graphs

Petersen, N.G.; Wojcik, M.R.;

Signal Processing Systems, 2004. SIPS 2004. IEEE Workshop on

2004 Page(s):310 - 315

Digital Object Identifier 10.1109/SIPS.2004.1363068

AbstractPlus | Full Text: PDF(304 KB) | IEEE CNF

Rights and Permissions

11. Compiler-directed content-aware prefetching for dynamic data structures

Al-Sukhni, H.; Bratt, I.; Connors, D.A.;

Parallel Architectures and Compilation Techniques, 2003. PACT 2003. Proceedings.

12th International Conference on

27 Sept.-1 Oct. 2003 Page(s):91 - 100

Digital Object Identifier 10.1109/PACT.2003.1238005

AbstractPlus | Full Text: PDF(315 KB) | IEEE CNF

Rights and Permissions

12. A video compression case study on a reconfigurable VLIW architecture

Rizzo, D.; Colavin, O.;

Design, Automation and Test in Europe Conference and Exhibition, 2002.

Proceedings

4-8 March 2002 Page(s):540 - 546

Digital Object Identifier 10.1109/DATE.2002.998353

AbstractPlus | Full Text: PDF(474 KB) | IEEE CNF

Rights and Permissions

13. Simultaneous subordinate microthreading (SSMT)

Chappell, R.S.; Stark, J.; Kim, S.P.; Reinhardt, S.K.; Patt, Y.N.;

Computer Architecture, 1999. Proceedings of the 26th International Symposium on

2-4 May 1999 Page(s):186 - 195

Digital Object Identifier 10.1109/ISCA.1999.765950

AbstractPlus | Full Text: PDF(116 KB) IEEE CNF

Rights and Permissions

14. The combined effectiveness of unimodular transformations, tiling, and software prefetching

Saavedra, R.H.; Weihua Mao; Daeyeon Park; Chame, J.; Sungdo Moon; Parallel Processing Symposium, 1996., Proceedings of IPPS '96, The 10th International

15-19 April 1996 Page(s):39 - 45

Digital Object Identifier 10.1109/IPPS.1996.508037

AbstractPlus | Full Text: PDF(660 KB) | IEEE CNF

Rights and Permissions

15. Analysis of memory latency factors and their impact on KSR1 performance

Kahhaleh, B.Z.;

Parallel Processing Symposium, 1994. Proceedings., Eighth International

26-29 April 1994 Page(s):649 - 656

Digital Object Identifier 10.1109/IPPS.1994.288235

AbstractPlus | Full Text: PDF(584 KB) | IEEE CNF

Rights and Permissions

16. Improved stride prefetching using extrinsic stream characteristics

Al-Sukhni, H.F.; Holt, J.C.; Connors, D.A.;

Performance Analysis of Systems and Software, 2006 IEEE International

Symposium on

19-21 March 2006 Page(s):166 - 176

Digital Object Identifier 10.1109/ISPASS.2006.1620801

AbstractPlus | Full Text: PDF(3580 KB) IEEE CNF

Rights and Permissions

17. An analysis of the performance impact of wrong-path memory references on out-of-order and runahead execution processors

Mutlu, O.; Kim, H.; Armstrong, D.N.; Patt, Y.N.;

Computers, IEEE Transactions on

Volume 54, Issue 12, Dec. 2005 Page(s):1556 - 1571

Digital Object Identifier 10.1109/TC.2005.190

AbstractPlus | Full Text: PDF(2120 KB) IEEE JNL

Rights and Permissions

18. The impact of parallel loop scheduling strategies on prefetching in a shared memory multiprocessor

Lilja, D.J.;

Parallel and Distributed Systems, IEEE Transactions on

Volume 5, Issue 6, June 1994 Page(s):573 - 584

Digital Object Identifier 10.1109/71.285604

AbstractPlus | Full Text: PDF(1288 KB) | IEEE JNL

Rights and Permissions

19. Correlation prefetching with a user-level memory thread

Solihin, Y.; Lee, J.; Torrellas, J.;

Parallel and Distributed Systems, IEEE Transactions on

Volume 14, Issue 6, June 2003 Page(s):563 - 580

Digital Object Identifier 10.1109/TPDS.2003.1206504

AbstractPlus | References | Full Text: PDF(4970 KB) | IEEE JNL

Rights and Permissions

20. A decoupled predictor-directed stream prefetching architecture

Sair, S.; Sherwood, T.; Calder, B.;

Computers, IEEE Transactions on

Volume 52, Issue 3, March 2003 Page(s):260 - 276

Digital Object Identifier 10.1109/TC.2003.1183943

AbstractPlus | References | Full Text: PDF(1356 KB) | IEEE JNL

Rights and Permissions

21. Compiler manipulation of stream descriptors for data access optimization

Lopez-Lagunas, A.; Chai, S.M.;

Parallel Processing Workshops, 2006. ICPP 2006 Workshops. 2006 International

Conference on

14-18 Aug. 2006 Page(s):8 pp.

Digital Object Identifier 10.1109/ICPPW.2006.29

AbstractPlus | Full Text: PDF(200 KB) IEEE CNF

Rights and Permissions

22. Design of a software distributed shared memory system using an MPI communication layer

Ojima, Y.; Sato, M.; Boku, T.; Takahashi, D.;

Parallel Architectures, Algorithms and Networks, 2005. ISPAN 2005. Proceedings.

8th International Symposium on

7-9 Dec. 2005 Page(s):8 pp.

Digital Object Identifier 10.1109/ISPAN.2005.90

AbstractPlus | Full Text: PDF(344 KB) IEEE CNF

Rights and Permissions

23. Future execution: a hardware prefetching technique for chip multiprocessors

Ganusov, I.; Burtscher, M.;

Parallel Architectures and Compilation Techniques, 2005. PACT 2005. 14th

International Conference on

17-21 Sept. 2005 Page(s):350 - 360

Digital Object Identifier 10.1109/PACT.2005.23

AbstractPlus | Full Text: PDF(440 KB) IEEE CNF

Rights and Permissions

24. Design and implementation of a compiler framework for helper threading on multi-core processors

Yonghong Song; Kalogeropulos, S.; Tirumalai, P.;

Parallel Architectures and Compilation Techniques, 2005. PACT 2005. 14th

International Conference on

17-21 Sept. 2005 Page(s):99 - 109

Digital Object Identifier 10.1109/PACT.2005.17

AbstractPlus | Full Text: PDF(632 KB) | IEEE CNF

Rights and Permissions

25. Performance of the CRAY T3E Multiprocessor

Anderson, E.; Brooks, J.; Grassl, C.; Scott, S.;

Supercomputing, ACM/IEEE 1997 Conference

15-21 Nov. 1997 Page(s):39 - 39

Digital Object Identifier 10.1109/SC.1997.10043

AbstractPlus | Full Text: PDF(160 KB) | IEEE CNF

Rights and Permissions

View: 1-25 | 26-50 | 51-51

Help Contact Us Privacy &

Security IEEE.org

© Copyright 2006 IEEE - All Rights

Reserved

Tinspec'